Veritak 369;../../../../../altera/90sp1/quartus/eda/sim_lib/altera_mf.vstart.v-include_dir../../../../add_32.v../../sub_32.v../../sram_20.v../../system.v../../r3220_output_port.v../../r3220_strobe_port.v../../r3220_sdram.v../../r3220_timer32.v../../r3220_uart.v../../r3220_timer.v../../r3220_def.v../../r3220_alu.v../../r3220_cpu.v../../r3220_LTC1650x5_port.v../../r3220_AD5312_port.v../../r3220_ddc112_port.v../../r3220_spi_slave.v../../r3220_spi_master.v~jïىنےےےïىنےےےےےےے€MS UI Gothic$r3220_cpu_test.the_system.spi_slave1oooاااےےےèèے€>ےےےےYYےےے€ے€@ے@ےےَےےےگCourier newے——ً?